Introduction
In recent years, the improvement of power electronics and power devices is one of keys when the energy issues become more important [1] . The cost down and tradeoff between breakdown voltage and on-resistance have always been major concerns. Many studies have proposed that their structures only need few masks [2] [3] [4] [5] . However, they are still special processes, and need wire bonding to connect with main circuit. It is a limit for cost down.
In this paper, a novel sub-20V device which is called Contact Gate MOSFET (CGMOS) with fully CMOS logic compatible process is proposed and demonstrated. Since the device does not need the extra mask for creating the drift region or additional step for the wire bonding, it results in a very cost effective solution for most high voltage chips and logic NVM applications. This new device significantly rises up the breakdown voltage to 18V with specific on-resistance 8.8mΩ•mm 2 in a small HV MOSFET area.
Fabrication Process
In general, a LDMOS (Lateral Double diffusion MOSFET) uses N -layer as drift region [6] . Offset NMOS (ONMOS) uses P substrate instead of N -as drift region in logic process. To improve ONMOS on-resistance due to no inversion layer at P substrate region, our CGMOS uses contact and resistance protection oxide (RPO) layers to form an extra gate on the drain side of channel region to provide a better gate control and reduce the surface field. Fig. 1 shows CGMOS layout and TEM picture. The fabrication process begins with active area, and P well region is then defined. After that, the poly gate is deposited and defined; then LDD is self-aligned implanted. Next, the spacer and source/drain are formed. Finally, deposit RPO layer to form the contact gate (CG) oxide, and use the contact mask to define the contact gate (CG) area. The last step is to deposit and define metal 1 for the poly gate and contact gate connections.
Simulation and Measurement Results
The simulated cross-sections of ONMOS and CGMOS are shown in Fig. 2(a) and 2(b) . Gate length is L G , and P substrate length is L PSub . ONMOS gate to drain distance is L GD . CGMOS contact gate length is L C , and gate to contact gate space is L GC = 0.16um. Both ONMOS and CGMOS total length is L T = 1um. 
Conclusions
A novel sub-20V CGMOS has been firstly proposed and successfully fabricated with 0.18um CMOS logic process, the new high voltage device shows superior breakdown and turn-on performance in very small area. The new CGMOS makes the integration of high voltage and logic circuits much simpler and area-saving, that is, the new CGMOS is able to provide a promising build-in high voltage solution for advanced CMOS application without any additional process step and wire bonding. 
